Skip to content
GADGETNWIDGETTechnology. With a purpose.
Artificial Intelligence / Article

GPT-Synopsys Aims to Speed Up Chip Design—But AI Still Needs Sign-Off

OpenAI and Synopsys are building a specialized AI model to operate chip-design tools. Here is what GPT-Synopsys promises, what remains unproven and why traditional verification still matters.

Gadget N Widget editorial · Published October 3, 2026

OpenAI logo beside the Synopsys logo on a dark blue background

OpenAI and chip-design software company Synopsys have announced a multi-year partnership to build GPT-Synopsys, a specialized AI model intended to operate the tools engineers use to design semiconductors. The goal is ambitious: let engineers delegate complicated design objectives to AI agents, explore more alternatives and reach a manufacturable design faster.

This is not a consumer chatbot with a chip-themed interface. GPT-Synopsys is being developed as an enterprise engineering system that can use Synopsys electronic design automation (EDA) software, interpret the results and repeatedly adjust a design. Just as important, both companies acknowledge that conventional verification remains essential before a chip can be manufactured.

What OpenAI and Synopsys announced

In their September 30 announcement, OpenAI and Synopsys described GPT-Synopsys as a model optimized to operate Synopsys EDA tools. OpenAI will license those tools while the companies jointly develop the model, conduct research and bring the eventual service to customers.

The planned workflow goes beyond answering questions. Synopsys says engineers will be able to assign goals such as improving power, performance and chip area, closing timing gaps or completing verification tasks. AI agents would run tools, read the output, make changes and continue iterating before handing results back to an engineer for review.

Synopsys says the model will run on OpenAI-hosted infrastructure and integrate with Synopsys.ai and its Autopilot agent platform. Early technology engagements are already underway with unnamed semiconductor customers. The companies also say customer design data will not be used to train the model and will be encrypted in transit and at rest, with configurable controls for retention, permissions and auditing. Those are company commitments; independent details about implementation have not yet been published.

Why chip design is a demanding target for AI

Modern chips can contain billions of transistors, and engineers must balance many constraints at once. A change that improves speed can increase power use. A smaller layout can create signal-integrity or thermal problems. Work moves from hardware-description code through synthesis, placement, routing, timing analysis and multiple verification stages.

That makes chip development full of iterative work that an agent may help automate. Instead of an engineer manually launching a tool, studying a report and deciding what to change next, GPT-Synopsys is intended to perform parts of that loop. OpenAI co-founder Greg Brockman told Reuters that the aim is to remove weeks or months from the process.

There is already evidence that AI can accelerate some hardware projects. OpenAI hardware chief Richard Ho told Tom’s Hardware that the company’s Jalapeño inference chip moved from its initial register-transfer-level design to tapeout in nine months, compared with a more typical 18 months to two years. That project used internal OpenAI models and existing EDA tools, so it is a useful example of AI-assisted engineering—not a benchmark for GPT-Synopsys itself.

AI suggestions still need physical sign-off

The most important limitation is that a plausible answer is not the same as a working chip. A model can suggest code or layout changes, but the design still has to satisfy timing, power, electrical and manufacturing rules. A mistake discovered after tapeout can be extremely expensive.

Synopsys CEO Sassine Ghazi told Reuters that GPT-Synopsys results will be checked by traditional Synopsys tools. He called this sign-off process the “ground truth” needed to verify the physics. OpenAI used the same basic approach for Jalapeño: AI helped throughout development, but standard EDA flows handled final timing, signal-integrity and other sign-off checks.

That division of labor is the practical story. GPT-Synopsys may widen the number of designs a team can explore and reduce repetitive work, but it is not being presented as permission to skip expert review. Engineers remain responsible for choosing constraints, judging trade-offs and deciding whether verified results meet the product’s real requirements.

Who could benefit

The first customers are likely to be semiconductor companies and large engineering teams already using Synopsys software. For established chipmakers, faster iteration could shorten schedules or allow teams to test more architectural options. Smaller chip startups might benefit if the service reduces the amount of routine work needed to reach a verified design, although access costs could determine whether that advantage is broadly available.

Consumers will not use GPT-Synopsys directly. Its effect would be indirect: more efficient processors, faster product cycles or a wider range of custom chips for phones, PCs, vehicles and connected devices. Those outcomes are possible, not guaranteed, and will depend on whether the system produces measurable gains on real customer projects.

Pricing, availability and open questions

No public price or general-release date has been announced. The companies describe a joint service that will bundle compute, the model and required software licenses, suggesting an enterprise offering rather than a stand-alone retail subscription.

Reuters reports that OpenAI will pay Synopsys a subscription fee while the model learns to use its tools. When customers use the product, the companies plan to share revenue according to the value the model adds to a chip design. Neither company has disclosed the formula.

Several practical questions remain unanswered: which Synopsys tools and semiconductor process nodes will be supported first; how performance will be measured; how customers will audit agent decisions; and what happens when an AI-generated change passes one test but creates a problem elsewhere. The companies also have not published independent benchmarks comparing GPT-Synopsys with existing AI-assisted EDA products.

For now, GPT-Synopsys is best viewed as a serious attempt to connect a frontier AI model to the software that validates real silicon. The partnership could make chip engineering faster, but its success will be measured by verified designs—not by how convincing the model sounds.

Sources

Featured image: official Synopsys/OpenAI partnership artwork.